INTRODUCTION
The miniaturization of the metal oxide on semiconductor field effect transistor (MOSFET) has made complimentary metal oxide on semiconductor (CMOS) devices considerable radio frequency (RF) contenders where bipolars and high-electronmobility-transistors are traditionally dominant [1, 2] . Strain engineering in deep submicrometer CMOS devices has further improved the high speed performance required for RF implementation [3] . However in analog/mixed-signal applications, other metrics like noise and linearity are important [4] [5] [6] . Linearity is particularly of interest in CMOS devices since MOSFETs exhibit better linearity than bipolars [2] . In a perfectly linear MOSFET, a signal with a single harmonic at the input would yield an output signal at the same frequency. However, since MOSFETs are not perfectly linear, the output signal usually contains higher order harmonics that may interfere with the fundamental. These higher order harmonics are related to the higher order derivatives of the drain current with respect the terminal voltages according to where DS i is the drain-source current, m g is the transconductance and GS v is the small signal gate-source voltage. Distortion analysis is important for analog MOSFETs since higher order harmonics at the output can cause interference with fundamental harmonic thereby resulting in inter-modulation distortion and degrading the signal integrity of the system. Of the higher order harmonics, the most important is the 3 rd order harmonic due to the fact that a signal close in frequency to the fundamental signal at the input of a MOSFET will have a third order intermodulation harmonic at the output of the MOSFET that will be close in frequency to the fundamental. Various figures of merit have been developed to quantify the linearity of RF transistors. The third order intercept point (IP3) is defined as the input power level at which the fundamental harmonic and the third order harmonic have equal power levels at the output. This is usually determined from extrapolations of RF power measurements.
Another indicator of linearity is the V IP3 which is defined as the extrapolated gate voltage (V GS ) bias at which the amplitudes of the 1 st and 3 rd order derivatives of I DS are equal [2, [7] [8] [9] [10] [11] . The V IP3 can be measured from MOSFET DC I DS vs. V GS characteristics and is given by 
It has been shown that accounting for mobility degradation accurately is essential for understanding the distortion characteristics of MOSFETs [7] . Since applications that require low distortion use strongly inverted MOSFETs (where linearity is highest), surface roughness scattering becomes the important mobility limiting mechanism in the determination of linearity. Gate dielectric scaling and higher substrate doping has increased the transverse electric fields and hence, mobility degradation from surface roughness scattering. A 2 nd order mobility degradation model was developed to account for mobility reduction related to (V GS -V TH ) 2 used in other studies [16] [17] [18] . In this paper, the linearity of strained Si nMOSFETs is assessed, the 2 nd order MDF (θ 2 ) is extracted for 2.5 nm thick oxides and a MOSFET model is used to assess the importance of θ 2 in the predictive modelling of linearity for CMOS devices. Also, an analytical model is developed relating θ 2 to the oxide thickness and is validated by experimental measurements of θ 2 together with values taken from literature.
DEVICE FABRICATION
Si control and strained Si nMOSFETs on Si 1-x Ge x strain relaxed buffers measurements with different scan sizes were performed on the strained Si wafers. Table 1 shows the results of the AFM scan. The rms roughness amplitude is proportional to the germanium content. It is known that cross-hatching resulting from strain relaxation in the underlying virtual substrate increases the surface roughness amplitude in strained Si MOSFETs hence, these results are not surprising [19, 20] .
The gate oxide is grown by thermal oxidation to an effective oxide thickness (EOT) of 2.5 nm which is confirmed by gate-bulk capacitance measurements. The gate polysilicon was deposited; after which source-drain arsenic LDD and boron antipunch-through pocket implantation was performed. The next process steps were the silicon nitride side wall spacer formation, source-drain HDD implantation and cobalt silicidation done at 1000 °C for 30s. Contact was made with the MOSFET through tungsten plugs with titanium nitride barriers lining the contact via. The back end metallisation consisted of aluminium and copper.
RESULTS AND DISCUSSION
Using the split CV technique with series resistance corrections, the effective mobility is extracted for the Si control and strained Si nMOSFETs [21] . Fig. 1 shows the effective mobility as a function of the vertical effective field for all the devices. It can be seen from Fig. 1 
θ is extracted from equation 5 as the x-axis intercept of the linear plot of ( ) show the plots of ( ) Table 2 show that the values of θ 2 for the Si control and strained
Si nMOSFETs are within 2% of each other, hence it can be assumed that θ 2 is independent of strain. Since the MOSFETs under investigation here are co-processed (the same EOT, pocket implant and substrate doping), the only factor that may influence mobility degradation differently would be the different surface morphological properties (rms roughness amplitude and correlation length). However, in spite of the increasing AFM measured surface roughness with Ge content (strain), the mobility enhancement is maintained in the strained Si devices. High mobility enhancement in strained Si MOSFETs at high vertical fields (in the surface-roughness scattering regime) has led researchers to propose that strained Si MOSFETs have "smoother" surfaces compared with Si control MOSFETs [22, 23] . Lower surface roughness amplitudes and longer correlation lengths were required to match simulated high field mobilities with measured high field mobilities in strained Si MOSFETs [22] . Smoother surfaces in strained silicon are assumed because the mobility enhancement mechanism (reduced phonon scattering from ∆ 2 -∆ 4 conduction band splitting) can explain mobility enhancement at medium vertical fields (where phonon scattering is the dominant mobility limiting mechanism) but not at high vertical fields (where surface roughness scattering is the dominant mobility limiting mechanism).
Furthermore, the band-splitting due to quantum confinement at high vertical fields renders the band splitting from tensile strain redundant [23] . Although the measurements here indicate that mobility degradation is independent of strain, more advanced MOSFET models than (1) and more advanced mobility models than (2) would be needed to understand the impact of strain/germanium-related surface morphological properties on the high field mobility in strained Si layers. This is due to the increase in the electron affinity with tensile strain. Table 2 The importance of taking the 2 nd order MDF into account in the predictive modelling of V IP3 2 is shown by using a single-piece semi-empirical MOSFET model which is valid from weak inversion to strong inversion [9, 24] .
where ( ) (8) where θ PH and θ SR are empirical parameters [7] . The interface between the silicon channel and the gate dielectric is not atomically smooth; hence, carriers scatter against surface asperities in strong inversion conditions. These Si channel surface asperities can be characterised by the root-mean-square roughness and the correlation length [26] . Surface roughness can be modelled as variations in oxide thickness, hence carriers transiting along the channel will be perturbed by a change in potential that is proportional to the average roughness amplitude [26, 27] . According to the Fermi golden rule, the scattering rate is proportional to the square of the perturbation potential resulting from the surface roughness [28] . Under high vertical fields, n in equation 8 is usually 2 for electrons and 1 for holes [7, 25, 26, 28, 29] . Under such The vertical effective field for a MOSFET in inversion can be expressed as
where l is the mean free path, T is the temperature, K is Boltzmann's constant and b is a constant that depends on the ratio of the mean free path to the inversion layer depth. B in [13] was found to be 6.41×10 N accounts for the numerical constant difference between the derivation of θ 1 in this study and that in [13] . Solving equation 14 using the value of B calculated in [13] 
It can be observed that in equations 12 and 13 that θ 1 and θ 2 are inversely related to the gate dielectric thickness. This is expected since the vertical effective field increases as the gate dielectric is scaled. What is also interesting to note is that the dielectric constant of the gate insulator is directly proportional to θ 1 and θ 2 . This is important for advanced technology nodes that used high-k gate dielectrics. To experimentally characterise the dependence of on θ 2 on t OX , θ 2 is extracted from a 1.4 nm and a 6 nm thick gate oxide nMOSFET. Although the MOSFETs were not fabricated in the same process flow, the comparison serves as the first approximation of the θ 2 vs. t OX relationship. Fig. 9 shows the measured θ 2 as a function of t OX for the 1.4 nm, 2.5 nm and 6 nm nMOSFETs together with measurements taken from 3.5 nm and 10 nm gate oxide MOSFETs in literature [12] . It should be noted that since these MOSFETs are not co-fabricated, they will exhibit different θ SR values due to different surface roughness amplitudes and correlation lengths i.e. θ SR will be unique for each process. However, a universal trend can be observed with θ 2 increasing as t OX is reduced. Also shown in Fig. 9 The linearity of the 6 nm and 1.4 nm oxide MOSFETs is also measured. It has been shown in Fig. 7 and Fig. 8 that V IP3 reduces as θ 2 increases. MOSFET models must take account of the 2 nd order MDF as these results show that linearity can easily be over-estimated. 
